SecurityTracker.com
    Home    |    View Topics    |    Search    |    Contact Us    |   

SecurityTracker
Archives


 


Category:   Device (Embedded Server/Appliance)  >   CPU (Generic) Vendors:   Advanced Micro Devices, Arm Holdings, Intel
(Oracle Issues Fix for Oracle Linux) Intel/AMD/ARM CPU Data Cache Race Conditions Let Local Users Read Arbitrary Virtual CPU Memory
SecurityTracker Alert ID:  1040230
SecurityTracker URL:  http://securitytracker.com/id/1040230
CVE Reference:   CVE-2017-5715   (Links to External Site)
Date:  Jan 18 2018
Impact:   Disclosure of system information
Fix Available:  Yes  Vendor Confirmed:  Yes  Exploit Included:  Yes  

Description:   Several vulnerabilities were reported in Intel, AMD, and ARM CPUs. A local user can read arbitrary virtual memory on the target CPU device.

A local user can exploit race conditions in CPU data cache processing to obtain potentially sensitive information on the target system. This can be exploited to read arbitrary virtual memory on the target system, including by a local user on a guest operating system of a virtual machine to read arbitrary memory from other guest systems, the host operating system, and the hypervisor.

In certain cases, a local user can run a specially crafted application to exploit several flaws in the CPU speculative branch instruction execution feature and leverage CPU data cache timing behavior to infer information or read information from various CPU caches.

A local user that can trigger an out-of-bounds index error in an application can read data from another process from the CPU virtual memory [CVE-2017-5753]. The eBPF interpreter or the eBPF JIT engine can be used to create vulnerable code.

A local user can run specially crafted code to cause the CPU to speculatively execute an indirect branch to leak memory contents from another process into a CPU cache and then read the contents of the cache [CVE-2017-5715].

A local user can run specially crafted code to cause the CPU to read memory from a CPU cache before an asynchronous permission check occurs [CVE-2017-5754]. AMD CPUs are reportedly not affected.

The Intel Core, Xeon, Atom, Celeron, and Pentium product lines are affected.

CPUs from AMD and ARM are also affected.

CPUs from other vendors may also affected.

The CVE-2017-5753 and CVE-2017-5715 vulnerabilities are referred to as "Spectre".

The CVE-2017-5754 vulnerability is referred to as "Meltdown".

The original advisories are available at:

https://spectreattack.com/spectre.pdf
https://meltdownattack.com/meltdown.pdf
https://googleprojectzero.blogspot.com/2018/01/reading-privileged-memory-with-side.html

Paul Kocher, Daniel Genkin, Daniel Gruss, Werner Haas, Mike Hamburg, Moritz Lipp, Stefan Mangard, Thomas Prescher, Michael Schwarz, Yuval Yarom, Anders Fogh, Jann Horn, the Google Project Zero Team, and others reported these vulnerabilities.

Impact:   A local user can view arbitrary virtual memory contents on the target CPU device [which can lead to elevated privileges on the target system].
Solution:   Oracle has issued a fix for CVE-2017-5715 for microcode_ctl.

The Oracle Linux advisory is available at:

http://linux.oracle.com/errata/ELSA-2018-0093.html

Vendor URL:  linux.oracle.com/errata/ELSA-2018-0093.html (Links to External Site)
Cause:   Access control error, State error
Underlying OS:  Linux (Oracle)
Underlying OS Comments:  6

Message History:   This archive entry is a follow-up to the message listed below.
Jan 4 2018 Intel/AMD/ARM CPU Data Cache Race Conditions Let Local Users Read Arbitrary Virtual CPU Memory



 Source Message Contents

Subject:  [El-errata] ELSA-2018-0093 Important: Oracle Linux 6 microcode_ctl security update

Oracle Linux Security Advisory ELSA-2018-0093

http://linux.oracle.com/errata/ELSA-2018-0093.html

The following updated rpms for Oracle Linux 6 have been uploaded to the 
Unbreakable Linux Network:

i386:
microcode_ctl-1.17-25.4.0.1.el6_9.i686.rpm

x86_64:
microcode_ctl-1.17-25.4.0.1.el6_9.x86_64.rpm


SRPMS:
http://oss.oracle.com/ol6/SRPMS-updates/microcode_ctl-1.17-25.4.0.1.el6_9.src.rpm



Description of changes:

[1:1.17-25.4.0.1]
- Enable early microcode load to allow updating Broadwell model 79
- Make sure "modprobe microcode" is not executed on Broadwell model 79
- Run dracut upon microcode update
- Add updated Intel 20180108 microcode for CPUIDs: {CVE-2017-5715}
   306c3 (06-3c-03 rev 0x23, Haswell);
   306d4 (06-3d-04 rev 0x28, Broadwell);
   306f2 (06-3f-02 rev 0x3b, Haswell);
   306f4 (06-3f-04 rev 0x10, Haswell);
   306e4 (06-3e-04 rev 0x42a, Ivy Bridge);
   40651 (06-45-01 rev 0x21, Haswell);
   40661 (06-46-01 rev 0x18, Haswell);
   40671 (06-47-01 rev 0x1b, Broadwell);
   406e3 (06-4e-03 rev 0xc2, Skylake);
   406f1 (06-4f-01 rev 0xb000025, Broadwell);
   50654 (06-55-04 rev 0x200003c, Skylake);
   50662 (06-56-02 rev 0x14, Broadwell);
   50663 (06-56-03 rev 0x7000011, Broadwell);
   506e3 (06-5e-03 rev 0xc2, Skylake);
   706a1 (06-7a-01 rev 0x22);
   806e9 (06-8e-09 rev 0x80, Kaby Lake);
   806ea (06-8e-0a rev 0x80);
   906e9 (06-9e-09 rev 0x80, Kaby Lake)
   906ea (06-9e-0a rev 0x80);
   906eb (06-9e-0b rev 0x80)

[1:1.17-25.4]
- Use right upstream source for revert
- Resolves: #1533978

[1:1.17-25.3]
- Revert Microcode from Intel and AMD for Side Channel attack
- Resolves: #1533978


_______________________________________________
El-errata mailing list
El-errata@oss.oracle.com
https://oss.oracle.com/mailman/listinfo/el-errata
 
 


Go to the Top of This SecurityTracker Archive Page





Home   |    View Topics   |    Search   |    Contact Us

This web site uses cookies for web analytics. Learn More

Copyright 2021, SecurityGlobal.net LLC